



Support & training



TPS22917

SLVSDW8B - SEPTEMBER 2017 - REVISED DECEMBER 2021

TPS22917x 1 V–5.5-V, 2-A, 80-mΩ Ultra-Low Leakage Load Switch

1 Features

- Input operating voltage range (VIN): 1 V to 5.5 V
- Maximum continuous current (I_{MAX}): 2 A
- On-resistance (R_{ON}):
 - 5 V_{IN} = 80 m Ω (typical)
 - 1.8 V_{IN} = 120 m Ω (typical)
 - $-1 V_{IN} = 220 m\Omega$ (typical)
- Ultra-low power consumption:
 - ON state (I_Ω): 0.5 µA (typical)
 - OFF state (I_{SD}): 10 nA (typical)
- Smart ON pin pulldown (R_{PD}):
 - − ON ≥ VIH (I_{ON}): 10 nA (maximum)
 - − ON ≤ VIL (R_{PD}): 750 kΩ (typical)
- Adjustable turn ON limits inrush current (t_{ON}):
 - 5-V t_{ON} = 100 µs at 72 mV/µs (C_T = open)
 - 5-V t_{ON} = 4000 µs at 2.3 mV/µs (C_T = 1000 pF)
- Adjustable output discharge and fall time: - Optional QOD resistance \geq 150 Ω (internal)
- Always-ON true Reverse Current Blocking (RCB):
- Activation current (I_{RCB}): –500 mA (typical)
 - Reverse leakage (I_{IN RCB}): –1 µA (maximum)

2 Applications

- Industrial systems
- Set top box
- Blood glucose meters
- Electronic point of sale

3 Description

The TPS22917x device is a small, single channel load switch using a low leakage P-Channel MOSFET for minimum power loss. Advanced gate control design supports operating voltages as low as 1 V with minimal increase in ON-Resistance and power loss.

The Rise and Fall times can be independently adjusted with external components for system level optimizations. The timing capacitor (C_T) and turn on time can be adjusted to manage inrush current without adding unnecessary system delays. The output discharge resistance (QOD) can be used to adjust the output fall time. Connect the QOD pin directly to the output for a fastest fall time or leave it open for the slowest fall time.


The switch ON state is controlled by a digital input that can interface directly with low-voltage control signals. The TPS22917 uses active high enable logic, while the TPS22917L uses active low. When power is first applied, a Smart Pulldown is used to keep the ON pin from floating until system sequencing is complete. After the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pulldown (RPD) is disconnected to prevent unnecessary power loss.

The TPS22917x device is available in a leaded SOT-23 package (DBV) which allows visual inspection of solder joints. The device is characterized for operation over a temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22917x	SOT-23 (6)	2.90 mm × 1.60 mm

(1)For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic





Table of Contents

1 Features	1
2 Applications	
3 Description	1
4 Revision History	
5 Device Comparison Table	
6 Pin Configuration and Functions	4
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	5
7.3 Recommended Operating Conditions	
7.4 Thermal Information	
7.5 Electrical Characteristics	6
7.6 Switching Characteristics	7
7.7 Typical Characteristics	
8 Parameter Measurement Information	
8.1 Test Circuit and Timing Waveforms Diagrams	13
9 Detailed Description	14
9.1 Overview	
9.2 Functional Block Diagram	
-	

9.3 Feature Description	.15
9.4 Full-Time Reverse Current Blocking	
9.5 Device Functional Modes	
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Application	17
11 Power Supply Recommendations	
12 Layout	
12.1 Layout Guidelines	20
12.2 Layout Example	
12.3 Thermal Considerations	
13 Device and Documentation Support	.21
13.1 Receiving Notification of Documentation Updates.	
13.2 Support Resources	21
13.3 Trademarks	
13.4 Electrostatic Discharge Caution	
13.5 Glossary	
14 Mechanical, Packaging, and Orderable	
Information	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2018) to Revision B (December 2021)	Page
 Updated the numbering format for tables, figures, and cross-references throughout the document Added TPS22917L orderable to the data sheet. 	
Changes from Revision * (September 2017) to Revision A (February 2018)	Page
Changed product status from Advanced Information to Production Data	1



5 Device Comparison Table

Device	ON Pin Logic
TPS22917	Active High
TPS22917L	Active Low

6 Pin Configuration and Functions




Figure 6-1. DBV Package 6-Pin SOT-23 Top View

Table 6-1. Pin Functions

PIN NO. NAME		I/O	DESCRIPTION	
1	VIN	I	Switch input	
2	GND	_	Device ground	
3	ON	I	Active high switch control input. Do not leave floating.	
4	СТ	0	Switch slew rate control. Connect capacitor from this pin to VIN to increase output slew rate and turn-on time. Can be left floating for fastest timing.	
5	QOD O		 Quick Output Discharge pin. This functionality can be enabled in one of three ways. Placing an external resistor between VOUT and QOD Tying QOD directly to VOUT and using the internal resistor value (R_{PD}) Disabling QOD by leaving pin floating See the <i>Fall Time (t_{FALL}) and Quick Output Discharge (QOD)</i> section for more information. 	
6 VOUT		0	Switch output	



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	6	V
V _{ON}	Enable voltage	-0.3	6	V
V _{QOD}	QOD pin voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		2	А
I _{PLS}	Maximum pulsed switch current, pulse < 300-µs, 2% duty cycle		2.5	А
T _{J,MAX}	Maximum junction temperature		125	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Maximum Lead temperature (10-s soldering time)		300	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VIN	Input voltage	1	5.5	V
V _{OUT}	Output voltage	0	5.5	V
VIH	High-level input voltage, ON	1	5.5	V
VIL	Low-level input voltage, ON	0	0.35	V
V _{QOD}	QOD Pin Voltage	0	5.5	V
V _{CT}	Timing Capacitor Voltage Rating	7		V

7.4 Thermal Information

	Thermal Parameters ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	183	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	152	°C/W
θ_{JB}	Junction-to-board thermal resistance	34	°C/W
Ψյт	Junction-to-top characterization parameter	37	°C/W
ΨյΒ	Junction-to-board characterization parameter	33	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.



7.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies for all variants over the entire recommended power supply voltage range of 1 V to 5.5 V. Typical Values are at 25°C.

	PARAMETER	TEST	CONDITIONS	TJ	MIN	TYP	MAX	UNIT
NPUT SU	IPPLY(VIN)							
1	V. Ouisseet surrent		-	-40°C to +85°C		0.5	1.0	μA
I _{Q,VIN}	V _{IN} Quiescent current	Enabled, V _{OUT} = Ope	f1	-40°C to +125°C			1.2	μA
			D (TD000017)	-40°C to +85°C		10	100	nA
		Disabled, V _{OUT} = GN	D (1P522917)	-40°C to +105°C			250	nA
SD,VIN	V _{IN} Shutdown current		D (TDS22017L)	-40°C to +85°C		175	300	nA
		Disabled, V _{OUT} = GN	D (1P522917L)	-40°C to +105°C			400	nA
ON-RESIS	STANCE(R _{ON})							
				25°C		80	100	
				-40°C to +85°C			120	
			V _{IN} = 5 V	-40°C to +105°C			130	
				-40°C to +125°C			140	
				25°C		90	110	
				-40°C to +85°C			140	
	ON-Resistance I _{OUT} = 200 mA		V _{IN} = 3.6 V	-40°C to +105°C			150	
				-40°C to +125°C			160	
		I _{OUT} = 200 mA		25°C		120	150	
-)/ −10)/	-40°C to +85°C			175	- mΩ
R _{ON}			V _{IN} = 1.8 V V _{IN} = 1.2 V VIN = 1.0 V	-40°C to +105°C			185	
				-40°C to +125°C			200	
				25°C		170	220	
				-40°C to +85°C			265	
				-40°C to +105°C			280	
				-40°C to +125°C			300	
				25°C		220	300	
				-40°C to +85°C			350	1
				-40°C to +105°C			370	
				-40°C to +125°C			390	
ENABLE	PIN(ON)							
1		Enabled (TPS22917)		-40°C to +125°C	-10		10	nA
ION	ON Pin leakage	Enabled (TPS22917L	.)	-40°C to +125°C	-20		20	nA
R _{PD}	Smart Pull Down Resistance	$V_{ON} \le V_{IL}$		-40°C to +105°C		750		kΩ
REVERSE	E CURRENT BLOCKING(RCB)						I	
RCB	RCB Activation Current	Enabled, V _{OUT} > V _{IN}		–40°C to +125°C		-0.5	-1	А
RCB	RCB Activation time	Enabled, V _{OUT} > V _{IN} ·	+ 200mV	-40°C to +125°C		10		μs
V _{RCB}	RCB Release Voltage	Enabled, V _{OUT} > V _{IN}		-40°C to +125°C		25		mV
IN,RCB	VIN Reverse Leakage Current	$0 V \le V_{\rm IN} + V_{\rm RCB} \le V_{\rm C}$	_{DUT} ≤ 5.5 V	-40°C to +105°C	-1			μA
ουιςκ οι	UTPUT DISCHARGE(QOD)						1	
QOD	Output discharge resistance	Disabled		-40°C to +105°C		150		Ω
				I				



7.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of $C_L = 1 \ \mu$ F, $R_L = 10 \ \Omega$

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			C _T = Open	100		μs
		V _{IN} = 5.0 V	C _T ≥ 100 pF	4		µs/pF
		V - 2 C V	C _T = Open	120		μs
		V _{IN} = 3.6 V	C _T ≥ 100 pF	3.8		µs/pF
		<u> </u>	C _T = Open	200		μs
ON	Turn ON Time	V _{IN} = 1.8 V	C _T ≥ 100 pF	3.6		µs/pF
		V = 1.2 V	C _T = Open	300		μs
		V _{IN} = 1.2 V	C _T ≥ 200 pF	3.4		µs/pF
		<u> </u>	C _T = Open	400		μs
		V _{IN} = 1.0 V	C _T ≥ 400 pF	3		µs/pF
			C _T = Open	55		μs
		V _{IN} = 5.0 V	C _T ≥ 100 pF	1.8		µs/pF
		<u> </u>	C _T = Open	65		μs
		V _{IN} = 3.6 V	C _T ≥ 100 pF	1.6		µs/pF
	Output Rise Time	N 4.0.V	C _T = Open	100		μs
t _R		V _{IN} = 1.8 V	C _T ≥ 100 pF	1.2		µs/pF
		N 4.0.V	C _T = Open	150		μs
		V _{IN} = 1.2 V	C _T ≥ 200 pF	0.95		µs/pF
		N 4.0.V	C _T = Open	200		μs
		V _{IN} = 1.0 V	C _T ≥ 400 pF	0.6		µs/pF
			C _T = Open	72		mV/µs
		V _{IN} = 5.0 V	C _T ≥ 100 pF	2300		(mV/µs)*pF
		<u> </u>	C _T = Open	44		mV/µs
		V _{IN} = 3.6 V	C _T ≥ 100 pF	1900		(mV/µs)*pF
	$T_{\rm eff} = O(1)$		C _T = Open	14		mV/µs
SR _{ON}	Turn ON Slew Rate ⁽¹⁾	V _{IN} = 1.8 V	C _T ≥ 100 pF	1100		(mV/µs)*pF
		$y_{1} = 1.0 y_{1}$	C _T = Open	6.2		mV/µs
		V _{IN} = 1.2 V	C _T ≥ 200 pF	1000		(mV/µs)*pF
		$y_{1} = 1.0 y_{1}$	C _T = Open	3.9		mV/µs
		V _{IN} = 1.0 V	C _T ≥ 400 pF	1100		(mV/µs)*pF
OFF	Turn OFF Time			10		μs
		R _L = 10 Ω	C _L = 1uF, R _{QOD} = Short	22		μs
			$C_L = 10 \mu F, R_{QOD} = Short$	3.8		ms
t _{FALL}	Output Fall Time ⁽²⁾	R _L = Open	C_L = 10uF, R_{QOD} = 100 Ω	5.9		ms
			$C_L = 220 \mu F, R_{QOD} = Short$	72		ms


(1) SR_{ON} is the fastest Slew Rate during the turn on time (t_{ON})

(2) Output may not discharge completely if QOD is not connected to VOUT.

7.7 Typical Characteristics

7.7.1 Typical Electrical Characteristics


The typical characteristics curves in this section apply at 25°C unless otherwise noted.






7.7.2 Typical Switching Characteristics

The typical data in this section apply at 25°C with a load of $C_L = 1 \ \mu F$, $R_L = 10 \ \Omega$, and QOD shorted to VOUT unless otherwise noted.






7.7.2 Typical Switching Characteristics (continued)






7.7.2 Typical Switching Characteristics (continued)





7.7.2 Typical Switching Characteristics (continued)






Α.

8 Parameter Measurement Information

8.1 Test Circuit and Timing Waveforms Diagrams



Rise and fall times of the control signal are 100 ns.

B. Turn-off times and fall times are dependent on the time constant at the load. For TPS22917x, the internal pull-down resistance QOD is enabled when the switch is disabled. The time constant is (R_{QOD} + QOD || R_L) × C_L.




Figure 8-1. Test Circuit

Figure 8-2. Timing Waveforms




9 Detailed Description

9.1 Overview

The TPS22917x device is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance P-channel MOSFET which reduces the drop out voltage across the device.

The TPS22917x device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT after the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. The TPS22917 is enabled when the voltage applied to the ON pin is pulled above V_{IH} , while the TPS22917L is enabled when the voltage is below V_{II} .

When power is first applied to VIN, a Smart Pulldown is used to keep the ON pin from floating until system sequencing is complete. After the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pulldown is disconnected to prevent unnecessary power loss. Table 9-1 shown then the ON Pin Smart Pulldown is active.

Table 9-1.	Smart-ON	Pulldown
------------	----------	----------

VON	Pulldown
≤ V _{IL}	Connected
≥ V _{IH}	Disconnected

9.3.2 Turn-On Time (t_{ON}) and Adjustable Slew Rate (CT)

A capacitor to VIN on the CT pin sets the slew rate of V_{OUT} . The CT capacitor voltage ramps until shortly after the switch is turned on and V_{OUT} becomes stable.

Leaving the CT pin open results in the highest slew rate and fastest turn-on time. These values can be found in the Switching Characteristics Table. For slower slew rates the required CT capacitor can be found using Equation 1:

where

- Slew Rate = desired slew rate (mV/us)
- CT = the capacitance value on the CT pin (pF)
- SR_{ON} = slew rate constant from table [(mV/µs) × pF]

The total turn-on time has a direct correlation to the output slew rate. The fastest turn on times (t_{ON}), with CT pin open, can be found in the *Switching Characteristics*. For slower slew rates, the resulting turn-on time can be found with Equation 2:

where

- Turn-On Time = total time from enable until V_{OUT} rises to 90% of V_{IN} (µs)
- CT = the capacitance value on the CT pin (pF)
- t_{ON} = Turn-On time constant (μs/pF)

9.3.3 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS22917x device includes a QOD pin that can be configured in one of three ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance QOD.
- QOD pin connected to VOUT pin using an external resistor R_{QOD}. After the switch becomes disabled, the discharge rate is controlled by the value of the total discharge resistance. To adjust the total discharge resistance, Equation 3 can be used:

 $R_{DIS} = QOD + R_{QOD}$

- R_{DIS} = total output discharge resistance (Ω)
- QOD = internal pulldown resistance (Ω)
- R_{QOD} = external resistance placed between the VOUT and QOD pins (Ω)

(1)

(2)

(3)



(4)

• QOD pin is unused and left floating. Using this method, there is no quick output discharge functionality, and the output remains floating after the switch is disabled.

The fall times of the device depend on many factors including the total discharge resistance (R_{DIS}) and the output capacitance (C_L). To calculate the approximate fall time of V_{OUT} use Equation 4.

$$t_{FALL} = 2.2 \times (R_{DIS} \parallel R_L) \times C_L$$

Where:

- t_{FALL} = output fall time from 90% to 10% (μs)
- R_{DIS} = total QOD + R_{QOD} resistance (Ω)
- R_L = output load resistance (Ω)
- C_L = output load capacitance (µF)

9.3.3.1 QOD When System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at V_{IN} . Past a certain V_{IN} level, the strength of the R_{PD} is reduced. If there is still remaining charge on the output capacitor, this results in longer fall times. For further information regarding this condition, see the *Setting Fall Time for Shutdown Power Sequencing* section.

9.4 Full-Time Reverse Current Blocking

In a scenario where the device is enabled and V_{OUT} is greater than V_{IN} there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold (I_{RCB}) is exceeded, the switch is disabled within t_{RCB}. The Switch remains off and block reverse current as long as the reverse voltage condition exists. After V_{OUT} has dropped below the V_{RCB} release threshold the device turns back on with slew rate control.

9.5 Device Functional Modes

Table 9-2 describes the connection of the VOUT pin depending on the state of the ON pin as well as the various QOD pin configurations.

ON	QOD CONFIGURATION	TPS22917L VOUT								
L	QOD pin connected to VOUT with R_{QOD}	GND (via QOD + R _{QOD})	VIN							
L	QOD pin tied to VOUT directly	GND (via QOD)	VIN							
L	QOD pin left open	Floating	VIN							
Н	QOD pin connected to VOUT with R_{QOD}	VIN	GND (via QOD + R _{QOD})							
Н	QOD pin tied to VOUT directly	VIN	GND (via QOD)							
Н	QOD pin left open	VIN	Floating							

Table 9-2. VOUT Connection



10 Application and Implementation

Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

10.2 Typical Application

This typical application demonstrates how the TPS22917x device can be used to power downstream modules.



Copyright © 2018, Texas Instruments Incorporated

Figure 10-1. Typical Application Schematic

10.2.1 Design Requirements

For this design example, use the values listed in Table 10-1 as the design parameters:

Table 10-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage (V _{IN})	3.6 V					
Load current / resistance (R _L)	1 kΩ					
Load capacitance (C _L)	47 µF					
Minimum fall time (t _F)	40 ms					
Maximum inrush current (I _{RUSH})	150 mA					



10.2.2 Detailed Design Procedure

10.2.2.1 Limiting Inrush Current

Use Equation 5 to find the maximum slew rate value to limit inrush current for a given capacitance:

(Slew Rate) =
$$I_{RUSH} \div C_L$$
 (5)

where


- I_{INRUSH} = maximum acceptable inrush current (mA)
- C_L = capacitance on VOUT (μ F)
- Slew Rate = Output Slew Rate during turn on (mV/µs)

After the required slew rate shown in Equation 1 can be used to find the minimum CT capacitance

CT = SR _{ON} ÷ (Slew Rate)	(6)
CT = 1900 ÷ 3.2 = 594 pF	(7)

To ensure an inrush current of less than 150 mA, choose a CT value greater than 594 pF. An appropriate value must be placed on such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

10.2.2.2 Application Curves



10.2.2.3 Setting Fall Time for Shutdown Power Sequencing

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS22917x, adding a load switch to each power rail can be used to manage the power down sequencing. To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down.

After the required fall time is determined, the maximum external discharge resistance (R_{DIS}) value can be found using Equation 4:

$t_{FALL} = 2.2 \times (R_{DIS} R_L) \times C_L$	(8)
R _{DIS} = 630 Ω	(9)


Equation 3 can then be used to calculate the R_{QOD} resistance needed to acheive a particular discharge value:

$R_{DIS} = QOD + R_{QOD}$	(10)
$R_{QOD} = 480 \ \Omega$	(11)



To ensure a fall time greater than, choose an R_{QOD} value greater than 480 $\Omega.$

10.2.2.4 Application Curves



11 Power Supply Recommendations

The device is designed to operate with a VIN range of 1 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance can be required on the input.



12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances can have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

12.2 Layout Example




Figure 12-1. Recommended Board Layout

12.3 Thermal Considerations

The maximum IC junction temperature must be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 12:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{J}\mathsf{A}}} \tag{12}$$

where

- P_{D(MAX)} = maximum allowable power dissipation
- $T_{J(MAX)}$ = maximum allowable junction temperature (125°C for the TPS22917x)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. Refer to the *Thermal Information* section. This parameter is highly dependent upon board layout.



13 Device and Documentation Support

13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS22917DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1IAF	Samples
TPS22917DBVT	ACTIVE	SOT-23	DBV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1IAF	Samples
TPS22917LDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-45 to 125	2K7F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22917DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS22917DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS22917LDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com

PACKAGE MATERIALS INFORMATION

17-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22917DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS22917DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS22917LDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0

DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated